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ABSTRACT 
 
A Highly Linear Broadband LNA. 
 (August 2009) 
Joung Won Park, B.S., Seoul National University 
Chair of Advisory Committee: Dr. Jose Silva-Martinez 
 
In this work, a highly linear broadband Low Noise Amplifier (LNA) is presented. 
The linearity issue in broadband Radio Frequency (RF) front-end is introduced, followed 
by an analysis of the specifications and requirements of a broadband LNA through 
consideration of broadband, multi-standard front-end design. Metal–Oxide–
Semiconductor Field-Effect Transistor (MOSFET) non-linearity characteristics cause 
linearity problems in the RF front-end system. To solve this problem, feedback and the 
Derivative Superposition Method linearized MOSFET. In this work, novel linearization 
approaches such as the constant current biasing and the Derivative Superposition 
Method using a triode region transistor improve linearization stability against Process, 
Supply Voltage, and Temperature (PVT) variations and increase high power input 
capability. After analyzing and designing a resistive feedback LNA, novel linearization 
methods were applied. A highly linear broadband LNA is designed and simulated in 
65nm CMOS technology. Simulation results including PVT variation and the Monte 
Carlo simulation are presented. We obtained -10dB S11, 9.77dB S21, and 4.63dB Noise 
Figure with IIP3 of 19.18dBm for the designed LNA. 
 iv
 
 
 
 
 
 
 
 
 
To my parents, my sister, and my beloved wife … 
 v
TABLE OF CONTENTS 
 
              Page 
ABSTRACT ..............................................................................................................  iii 
DEDICATION ..........................................................................................................  iv 
TABLE OF CONTENTS ..........................................................................................  v 
LIST OF FIGURES...................................................................................................  vii 
LIST OF TABLES ....................................................................................................  xi 
CHAPTER 
 I INTRODUCTION................................................................................  1 
   1.1 Background of Broadband Multi-Standard RF Front-End.......  1 
   1.2 Design Consideration for Broadband LNAs ............................  2 
   1.3 Previous Work..........................................................................  4 
   1.4 This Work.................................................................................  6 
   1.5 Organization of Thesis .............................................................  6 
 II LINEARIZATION TECHNIQUE .......................................................  8 
   2.1 Non-Linear System Response and IIP3 ...................................  8 
   2.2 MOSFET Non-Linear Characteristic .......................................  10 
   2.3 Feedback...................................................................................  15 
   2.4 Derivative Superposition Method ............................................  18 
   2.4.1 Low Frequency Analysis.................................................  18 
   2.4.2 High Frequency Analysis ................................................  19 
   2.5 Proposed Approach ..................................................................  23 
   2.5.1 Derivative Superposition Method with Constant Current  
   Biasing.............................................................................  23 
   2.5.2 Using Triode Region Transistor for Derivative 
   Superposition Method .....................................................  27 
   2.5.3 Proposed Derivative Superposition Method with 
   Constant Current Biasing ................................................  31 
 
 
 vi
CHAPTER             Page 
III A HIGHLY LINEAR BROADBAND LNA .......................................      33 
 
  3.1 Design Considerations..............................................................      33 
  3.2 Design of Highly Linear Broadband LNA...............................      35 
                         3.2.1 Topology Selection .........................................................      35 
                                  3.2.1.1 Common-Gate Topology.....................................      36 
                                  3.2.1.2 Resistive Feedback Topology .............................      38 
                         3.2.2 Resistive Feedback Topology Analysis ..........................      39 
3.2.2.1 Small Signal Model Analysis of the Resistive 
                                              Feedback Topology .............................................      39 
                                  3.2.2.2 Frequency Response............................................      40 
                                  3.2.2.3 Input Impedance Matching..................................      41 
                                  3.2.2.4 Noise Analysis.....................................................      42 
                                  3.2.2.5 Linearity of Resistive Feedback Topology .........      44 
                         3.2.3 Design Procedure for Linearized Resistive Feedback 
                                  Broadband LNA ..............................................................      48 
  3.3 The Entire LNA Circuit............................................................      51 
 
 IV SIMULATION RESULT.....................................................................  53 
 
  4.1 LNA Simulation Results ..........................................................      53 
  4.2 Simulation Results Comparison between Conventional and 
  Linearized LNA........................................................................      56 
  4.3 PVT Variation Simulation Result ............................................      64 
  4.3.1 Temperature Variation with Different Processes ............      64 
  4.3.2 Supply Voltage Variation with Different Processes .......      68 
  4.4 Monte Carlo Simulation Result................................................      70            
                             
         V        CONCLUSIONS ...................................................................................      74 
         
REFERENCES..........................................................................................................  75 
VITA .........................................................................................................................  79 
 vii
LIST OF FIGURES 
 
Page 
Fig. 1.1   Narrowband RF Front-End and Broadband RF Front-End..................  2 
Fig. 1.2   Third Intermodulation Distortion in Non-Linear Amplifier ................  2 
Fig. 1.3   Signal Processing in Narrowband LNA...............................................  3 
Fig. 1.4   Signal Processing in Broadband LNA .................................................  3 
 Fig. 2.1   Non-Linear System ..............................................................................  8 
 Fig. 2.2   Test Circuit and DC Characteristic of dsI ...........................................  10 
 Fig. 2.3   3mg  in the Sub-Threshold Region........................................................  12 
 Fig. 2.4   3mg  in the Saturation Region...............................................................  13 
 Fig. 2.5   IIP3 vs. gsV  for MOSFET Transistor...................................................  14 
 Fig. 2.6   Non-Linear System with Feedback......................................................  15 
 Fig. 2.7   Proper Biasing Points for Derivative Superposition Method ..............  18 
 Fig. 2.8   3mg  Cancellation [14] ..........................................................................  19 
 Fig. 2.9   Derivative Superposition Method with Inductive Source 
Degeneration ........................................................................................  19 
 Fig. 2.10 Small Signal Model for Derivative Superposition Method .................  20 
 Fig. 2.11 DS Method Sensitivity to Process and Temperature Variations..........  22 
 Fig. 2.12 Linearized LNA Core with Constant Current Biasing.........................  24 
  
 viii
Page 
 Fig. 2.13 Robust Second Order Derivative of mg  Cancellation for Different  
Corners .................................................................................................   25 
 Fig. 2.14 IIP3 (DC Analysis) ..............................................................................  26 
Fig. 2.15 IIP3 and IM3 Power Reduction Simulation Result Comparison 
between Conventional and Linearized LNA........................................  26 
 Fig. 2.16 Positive 3mg  of Triode Region Transistor ...........................................  28 
 Fig. 2.17 Derivative Superposition Method with Triode Region Transistor ......  28 
 Fig. 2.18 3mg  of Transistors (
''
mmg – mM , 
''
mtg – tM , 
''
msg - sM ) and Operating  
Point (vs. Gate-Source Voltage)...........................................................  29 
 Fig. 2.19 Total Second Order Derivative of mg  (with and w/o Cancellation  
Technique)............................................................................................  30 
 Fig. 2.20 DC Characteristic IIP3.........................................................................  31 
 Fig. 2.21 Proposed Derivative Superposition with Constant Current Biasing....  31 
 Fig. 2.22 IIP3 and IM3 Power Reduction Simulation Result Comparison  
between Conventional and Linearized LNA........................................  32 
 Fig. 3.1   Simplified RF Front-End Diagram ......................................................  33 
 Fig. 3.2   Common-Gate Topology and Small Signal Model..............................  36 
 Fig. 3.3   Resistive Feedback Topology and Small Signal Model ......................  38 
 Fig. 3.4   Small Signal Model of the Resistive Feedback Topology...................  39 
 Fig. 3.5   Small Signal Model for Input Impedance............................................  41 
 Fig. 3.6   Noise Model.........................................................................................  42 
 ix
Page 
 Fig. 3.7   Small Signal Model for Volterra Series Analysis................................  45 
 Fig. 3.8   Conceptual Diagram for Linearization ................................................  50 
 Fig. 3.9   The Entire LNA Circuit .......................................................................  51 
 Fig. 4.1   S11 Simulation Result..........................................................................  54 
 Fig. 4.2   S21 Simulation Result..........................................................................  54 
 Fig. 4.3   Noise Figure Simulation Result ...........................................................  55 
 Fig. 4.4   IIP3 Simulation Result .........................................................................  55 
 Fig. 4.5   S11 Comparison between Conventional and Linearized LNA............  57 
 Fig. 4.6   S21 Comparison between Conventional and Linearized LNA............  58 
 Fig. 4.7   NF Comparison between Conventional and Linearized LNA.............  60 
 Fig. 4.8   IIP3 Comparison between Conventional and Linearized LNA ...........  61 
 Fig. 4.9   IM3 Power Reduction Due to the Linearization Method.....................  62 
 Fig. 4.10 S11 Simulation Results for Three Corners with Temperature Change  65 
 Fig. 4.11 S21 Simulation Results for Three Corners with Temperature Change  65 
 Fig. 4.12 NF Simulation Results for Three Corners with Temperature Change.  66 
 Fig. 4.13 IIP3 Simulation Results of the Conventional and the Linearized LNA 
 for Three Corners with Temperature Change ......................................  67 
 Fig. 4.14 S11 Simulation Result with Supply Voltage Change ..........................  68 
 Fig. 4.15 S21 Simulation Result with Supply Voltage Change ..........................  68 
 Fig. 4.16 NF Simulation Result with Supply Voltage Change ...........................  69 
  
 x
Page 
 Fig. 4.17 IIP3 Simulation Result for Three Processes with Supply Voltage 
 Change..................................................................................................  69 
 Fig. 4.18 S11 Monte Carlo Simulation Result ....................................................  71 
 Fig. 4.19 S21 Monte Carlo Simulation Result ....................................................  71 
 Fig. 4.20 NF Monte Carlo Simulation Result .....................................................  72 
 Fig. 4.21 IIP3 Monte Carlo Simulation Result....................................................  72 
 
 
 
 
 
 xi
LIST OF TABLES 
 
Page 
 
 Table 3-1 Target Specifications for Highly Linear Broadband LNA .................  35 
 
 Table 3-2 Specifications for Highly Linear Broadband LNA.............................  48 
 
 Table 3-3 Design Parameters ..............................................................................  52 
 Table 4-1 LNA Performance@1GHz..................................................................  56 
 Table 4-2 Simulation Result Comparison for Three Corners .............................  63 
 1
CHAPTER I 
INTRODUCTION 
 
1.1 Background of Broadband Multi-Standard RF Front-End 
Following the demand of customers, wireless devices have been developed to 
provide a number of functionalities, such as phone calls, internet access, and GPS. Ten 
years ago, a cell phone could support either Code Division Multiple Access (CDMA) or 
Global System for Mobile (GSM). Presently, cell phones are expected to support 
Universal Mobile Telecommunications System (UMTS) (850, 1900, 2100 MHz) and 
GSM (850, 900, 1800, 1900 MHz). On top of that, more customers are seeking wireless 
internet access and wireless device connections encouraging cell phone venders are 
providing Wi-Fi (2400 MHz) and Bluetooth (2400 MHz) services. Although the 
performance of the conventional narrowband RF front-end has been tested and proven, a 
narrowband RF front-end could cover only one of many aforementioned frequency 
bands. Thus, several narrowband RF front-ends are required for supporting all services.  
Although several narrowband RF front-ends are required, designing and 
fabricating a number of different RF front-ends is not cost effective. It requires several 
times longer designing time and several times larger die area. Thus, a broadband multi-
standard RF front-end system able to cover the multiple frequency bands is attractive for 
its versatility and low cost.  
 
 
____________ 
This thesis follows the style of IEEE Journal of Solid-State Circuits. 
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1.2 Design Consideration for Broadband LNAs 
 As we can see in Fig. 1.1, an LNA should process a broadband signal to cover a 
very wide frequency band. A bandpass filter eliminates unnecessary signals outside a 
frequency band. However, interferers might exist inside the band pass frequency. 
 
Filter Pass Band
End-Front RF Narrowband
LNA Narrowband
LO
Filter Pass Low
ADC
End-Front RF Broadband
Filter Pass Band LNA Broadband
LO
Filter Pass Low
ADC
 
Fig. 1.1 Narrowband RF Front-End and Broadband RF Front-End 
 The primary concern of a broadband LNA is its linearity. If we have a non-linear 
amplifier, the third order intermodulation distortion usually falls into the main signal 
band as shown in Fig. 1.2 [1]. 
 
1f 2f
Amplifier
linear-Non
1f 2f212 ff − 122 ff −  
Fig. 1.2 Third Intermodulation Distortion in Non-Linear Amplifier 
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Fig. 1.3 describes what happens when a narrowband LNA processes the main 
signal close two high power interferers. 
 
1Interferer
S1
2Interferer
LNA      
Narrowband
ShapeFilter 
1Interferer
2Interferer
S1
_IM3Interferer  
  Fig. 1.3 Signal Processing in Narrowband LNA 
 A bandpass filter suppresses interferers and prevents an LNA from generating a 
large power image signal, Interferer_IM3, close to the main signal, S1. Thus, the main 
signal can be recovered in spite of the image signal. However, this scenario drastically 
changes in the case of a broadband LNA. 
 
1Interferer
S1
2Interferer
LNA     
Broadband
1Interferer 2Interferer
S1
_IM3Interferer  
Fig. 1.4 Signal Processing in Broadband LNA 
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 A band pass filter is broadband. Thus, interferers existing near the main signal 
are not suppressed as shown in Fig. 1.4. Due to cross terms of non-linear devices, these 
interferers create an image signal, Interferer_IM3, near the main signal, S1. An LNA 
needs to be highly linear to minimize the power of the image signal. If an LNA is not 
linear enough, the power of the image signal might be similar to that of the main signal 
which would make the main signal indistinguishable. In other words, the Minimum 
Detectable Signal of the system is dominated by the image signal generated due to cross 
terms present in the non-linear devices. In this situation, lowering Noise Figure does not 
help improve the Minimum Detectable Signal performance of the system. Although the 
last stage of an RF front-end is generally considered the most important in the linearity 
performance, linearity of an LNA and a Mixer in a broadband multi-standard RF front-
end are also significant. 
 
1.3 Previous Work 
Recently, broadband LNAs were suggested for broadband signal processing [2]–
[6]. The resistive feedback LNA in [5] achieved below 3 dB Noise Figure while other 
performances are similar to narrowband. In [3] and [4], the common-gate LNA was 
implemented to achieve low Noise Figure using the noise cancellation method. While 
the noise performance and bandwidth of deep sub-micron CMOS improve with scaling 
down, the linearity has suffered from the limited supply voltage and high-field mobility 
effects [7], [8]. The multi-standard RF front-ends require high linearity to suppress the 
cross-modulation caused by interferers [9]. 
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To improve the linearity of MOSFETs, a number of linearization methods for 
LNAs have been proposed. A MOSFET can be linearized by applying a proper gate-
source voltage ( gsV ) at which the third order derivative of drain-source current 3
3
gs
ds
dV
id
 is 
zero [10]-[11]. High third order input intermodulation distortion product (IIP3) is 
achieved only near the bias point, also called “sweet spot.” Furthermore, this method is 
very sensitive to process and temperature variations. To increase IIP3 stability, the 
Derivative Superposition (DS) method or the multiple gated transistors method are 
introduced [12]-[13]. These methods employ multiple gated MOSFETs of different 
widths and different gate biases to achieve a composite dc transfer characteristic of zero 
for the total third order derivative of the drain-source current. The main transistor is 
biased in the saturation region where the third order derivative of the drain-source 
current is positive and the additional transistor is biased in the sub-threshold region 
where the third order derivative of the drain-source current is negative. Although these 
methods are less sensitive than applying a proper gate-source voltage ( gsV ) method, 
process and temperature variations are still causing IIP3 instability.  
The Modified Derivative Superposition (MDS) method is introduced for the 
narrowband LNA linearization [14]. The DS method using the additional transistor in the 
triode region, instead of the sub-threshold region, is also proposed [15]. Other 
linearization methods are introduced [16]-[20]. However, most of linearization methods 
are sensitive to process, temperature, and supply voltage variations. 
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1.4 This Work 
 In this work, we will exploit high tf  of deep sub-micron transistors and use the 
proposed novel Derivative Superposition method to design a highly linear broadband 
LNA. All transistors are biased with constant currents for process and temperature 
variations tracking. Two additional transistors, one with operating in the triode region 
and the other in the sub-threshold region, are introduced to compensate the third order 
derivative of the drain-source current of the saturation region transistor. We obtained -
10dB S11, 9.77dB S21, and 4.63dB Noise Figure with IIP3 of 19.18dBm for the 
designed LNA with the condition of Typical process and 25°C. The designed LNA 
showed at least 9dB intermodulation distortion power reduction over the conventional 
LNA for all corners and all temperatures up to -15dBm input power.  
 
1.5 Organization of Thesis 
 In Chapter II, the MOSFET non-linearity characteristic is analyzed and the 
limitation of IIP3 performance due to this characteristic is presented. Then, linearization 
methods, such as feedback and the DS method, are analyzed for LNA linearization. The 
novel DS methods, such as the constant current biasing and using a triode region 
transistor, are introduced. These methods provide stable linearization for all processes 
and temperatures, even with high power input conditions. In Chapter III, a resistive 
feedback topology is considered as a broadband LNA. A resistive feedback topology is 
analyzed to find its frequency response, Noise Figure, and linearity characteristics. Then, 
the novel linearization approach is applied to the resistive feedback topology for a highly 
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linear broadband LNA. In Chapter IV, LNA performances with and without linearization 
method are compared. This comparison is done for the three corners simulations. Then, 
process, temperature, and supply voltage variations simulations are done to check the 
stability of linearization methods over PVT variations. The Monte Carlo simulation 
results are also included to find the mismatch impact on the LNA performance. Chapter 
V of this thesis includes conclusions for these simulations. 
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CHAPTER II 
LINEARIZATION TECHNIQUE 
 
2.1 Non-Linear System Response and IIP3 
 When two different frequency inputs are applied to a non-linear system, this 
system generates a number of cross modulated outputs. Resultant frequencies are 
determined by combinations of two input frequencies. Fig. 2.1 represents a non-linear 
system model. 
 
inv outvA
 
Fig. 2.1 Non-Linear System 
Usually, a non-linear system can be modeled as 
3
3
2
21 inininout vavavav ++=     (2-1)  
 
If the input is consist with signals having frequencies 1ω  and 2ω , 
( ) ( )tAtAvin 21 coscos ωω += , where A is amplitude of the signals. Then,  
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11
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      (2-2) 
 Equation (2-2) shows that a non-linear system generates 12 frequency outputs 
when two frequency inputs are applied. Intermodulation distortion signals at frequencies 
of 212 ωω −  and 122 ωω −  are most problematic since they are very close to 1ω  and 2ω  
as shown in Fig. 1.2. If signal powers at the frequencies of 212 ωω −  and 122 ωω −  are 
similar to those of the main signals, recovering the main signals would be difficult. 
 The third order intercept point (IIP3) is defined as the input power where the 
output power of the main signal at the frequencies of 1ω  and 2ω  are the same as the 
output power of the intermodulation distortion signals at the frequencies of 212 ωω −  and 
122 ωω − . Thus, IIP3 is defined as 
3
1
3
3
33
31 3
4
4
3
a
a
A
Aa
Aa IIP
IIP
IIP =→=     (2-3) 
Hence linear systems certainly require to minimize the third order non-linear term 3a . 
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2.2 MOSFET Non-Linear Characteristic 
 MOSFET transistors can be modeled as a non-linear device. When the gate-
source input voltage, gsV , is applied to MOSFET transistors, the non-linear drain-source 
current, dsI , is generated. Fixing the drain-source voltage, dsV  such that the transistor 
operates in the saturation region, and sweeping gsV , the DC current dsI  characteristic can 
be obtained as displayed in Fig. 2.2. 
 
gsV
VVds 1=
dsI
+
−
+
−
 
 
Fig. 2.2 Test Circuit and DC Characteristic of dsI  
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 The first graph of Fig. 2.2 represents the DC characteristic of dsI , the second 
graph shows transconductance 
gs
ds
m dV
dIg = , the third graph shows 2
2
2
gs
ds
m dV
Id
g = , and the 
forth graph shows 3
3
3
gs
ds
m dV
Idg = . Then, the small signal output current, dsi , can be 
modeled as 
3
3
2
2 gsmgsmgsmds vgvgvgi ++=     (2-4) 
where gsv  represents the small signal input voltage. When two frequency inputs are 
applied to a MOSFET, the third intermodulation distortion signals are generated mainly 
due to the presence of 3mg .  
While gsV  is smaller than the threshold voltage, thV , the MOSFET operates in the 
sub-threshold region. In this region, the output current is dominantly generated by the 
Diffusion mechanism and is modeled as  
t
thgs
t
ds
n
VVV
dds eeII
φφ
)(
0 1
−−
⎟⎟⎠
⎞
⎜⎜⎝
⎛ −≈     (2-5) 
where 
L
WnCI toxd
2
0 2 φμ= , μ  is the mobility of carriers, oxC  is oxide capacitance per 
unit area, W  is the width of the transistor, L is the length of the transistor, qkTt =φ , 
and n is fitting parameter which is normally 1~2 in short channel devices. Equation (2-5) 
can be described using the Taylor Series when  dsV  and thV  are constant and 0≈gsV . 
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( ) ( ) ⎟⎟⎠
⎞
⎜⎜⎝
⎛ ++++≈≈ K33220 6
1
2
111 gs
t
gs
t
gs
t
n
V
ods Vn
V
n
V
n
IeII t
gs
φφφ
φ  (2-6) 
where t
th
t
ds
n
VV
do eeII
φφ
−−
⎟⎟⎠
⎞
⎜⎜⎝
⎛ −= 10 . 
Since the coefficient of the third order term in the sub-threshold region is positive, 
3mg  is positive as noted in Fig. 2.3. 
 
 
Fig. 2.3 3mg  in the Sub-Threshold Region 
The mechanism of the output current of a MOSFET drastically changes from 
Diffusion to Drift when gsV  is equal to thV . In this situation, the output current of the 
MOSFET follows the square-law (2-7). 
( )2
2
1
thgsoxds VVL
WCI −⎟⎠
⎞⎜⎝
⎛= μ     (2-7) 
 If gsV  becomes larger than thV , the output current essentially follows the square-
law. On top of the square-law, the short channel effect and the mobility degradation are 
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applied. Since the mobility is degraded as gsV  increases, the output current can be 
described as  
( )athgsoxds VVLWCI −⎟⎠⎞⎜⎝⎛≈ 021 μ    (2-8) 
where a is slightly less than 2, especially when large electric fields are present. 
In this case, the third order derivative of dsI  is negative as noted in Fig. 2.4. 
 
 
Fig. 2.4 3mg  in the Saturation Region 
Based on mg  and 3mg  graphs and from equation (2-3), the IIP3 can be calculated as 
equation (2-9) when Ω= 50inR . 
⎟⎟⎠
⎞
⎜⎜⎝
⎛ ⋅⋅⋅=⎟⎟⎠
⎞
⎜⎜⎝
⎛⋅=
50
1
4
3log10log10)(3
3
2
3
m
m
in
IIP
g
g
R
AdBmIIP    (2-9)  
From equation (2-9), and Fig. 2.2, we can obtain the IIP3 graph. 
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Fig. 2.5 IIP3 vs. gsV  for MOSFET Transistor 
A so called “sweet spot” exists when the MOSFET operating point changes from 
sub-threshold to saturation. This point is also proper for the RF circuit since it is a power 
effective region. In the strong inversion region, mg  does not increase as much as it does 
in the medium inversion region when the DC current increases. However, a “sweet spot” 
is a very narrow region meaning that the high IIP3 can be only obtained for the limited 
input signal power. Moreover, this spot is sensitive to process and temperature variations 
since the threshold voltage changes as process and temperature change. Thus, exploiting 
this spot is ineffective in achieving the high IIP3.  
According to Fig. 2.5, the high IIP3 can also be achieved by applying large gsV . 
Unfortunately, this option is not suitable since it requires huge power consumption. 
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2.3 Feedback 
Feedback helps improve the system linearity in two ways. It reduces the 
amplitude of the main signal so that the power of the third order intermodulation 
distortion is also decreased. On top of that, the power of the third order intermodulation 
distortion is reduced by the linear feedback. Although the feedback reduces the power of 
the main signal, the power of the third order intermodulation distortion is further 
decreased so that the linearity of the whole system improves. A sample feedback system 
is displayed in Fig. 2.6. 
 
inv
fbv
erv outvA
f
−+
 
Fig. 2.6 Non-Linear System with Feedback 
In this system, the output signal can be modeled as a function of  erv . 
3
3
2
21 erererout vavavav ++=     (2-10)  
outiner fvvv −=      (2-11)  
where f  is assumed to be constant. Then, the output signal can be redefined as 
K+++= 33221 inininout vbvbvbv     (2-12)  
where 321 ,, bbb  represent non-linear coefficients of the feedback system. 
From equations (2-10) ~ (2-13), it can be shown that 
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33
3
2
213
23
3
2
212
3
3
2
211
3
3
2
21
)]([                               
)]([                               
)]([
inininin
inininin
ininininininin
vbvbvbfva
vbvbvbfva
vbvbvbfvavbvbvb
++−+
++−+
++−=++
  (2-13)  
From equation (2-13), the relationship between 321 ,, aaa  and 321 ,, bbb  can be obtained. 
The first order coefficient is described in equation (2-14). 
fa
ab ⋅+= 1
1
1 1
     (2-14)  
 
The second order coefficient is described in equation (2-15). 
( )31
2
2
1
1
1
22
1
1
2
2 11
1
1
)1(
1 fa
a
fa
fa
fa
abf
fa
ab ⋅+=⎟⎟⎠
⎞
⎜⎜⎝
⎛
⋅+
⋅−⋅⋅+=⋅−⋅⋅+=  (2-15)  
 
The third order coefficient is described in equation (2-16). 
3
13122313 )1()1(2 fbafbfbafbab ⋅−+⋅−⋅⋅⋅−⋅⋅−=    (2-16)  
 
If we combine equations (2-14), (2-15), and (2-16), equation (2-17) is obtained. 
( ) ( )[ ]fafaafab ⋅⋅−⋅+⋅⋅⋅+= 2213513 211
1    (2-17)  
If we assume that ( ) fafaa ⋅⋅>>⋅+⋅ 2213 21 , equation (2-17) is rewritten as  
( )41
3
3 1 fa
ab ⋅+=       (2-18)  
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As expected, equation (2-18) shows that the third order non-linear coefficient is 
proportional to ( )411
1
fa ⋅+ . Compared to the first order non-linear coefficient, 1b , which 
is proportional to 
fa ⋅+ 11
1 , the third order non-linear coefficient is drastically reduced 
by the linear feedback.  
( )
( )311
3
1
1
4
1
3
1
3
1
1
1
1
faa
a
fa
a
fa
a
b
b
⋅+⋅=
⋅+
⋅+=     (2-19)  
From the equation (2-19), the ratio 
1
3
b
b  is approximately decreased by the factor 
of cubic of the feedback loop-gain, when fa ⋅1 >>1. Thus, feedback helps improve the 
linearity of the system. 
Furthermore, equation (2-17) shows that the third order non-linear coefficient of 
the feedback system is not only affected by the third order non-linear coefficient of the 
original system but also by the second order non-linear coefficient. In reality, all systems 
with MOSFET transistors are feedback systems because parasitic capacitance exists 
between gate-drain, gate-source and drain-source. A DC analysis of non-linear 
coefficients, thus, is no longer valid at high frequency because the feedback factor 
increases at a high frequency. A non-linear coefficient analysis at a high frequency is 
discussed in the next section. 
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2.4 Derivative Superposition Method 
Research has been done to make 3mg  equal to zero for the high linearity. A 
potential solution combines two transistors working in different regions [14], combines 
one transistor working in the sub-threshold region and another transistor in the saturation 
region to make 3mg  equal to zero. 
 
2.4.1 Low Frequency Analysis 
Fig. 2.7 shows the operation region of two transistors, AM and BM . The main 
goal is to make the sum of 3mg  of AM  ( Amg 3 ) and 3mg  of BM  ( Bmg 3 ) equal to zero. 
Since the absolute value of Bmg 3  is usually smaller than Amg 3 , the size of the sub-
threshold region transistor, AM , has to be smaller than BM . However, the exact 
dimensions that cancel the non-linearities is sensitive to PVT variations. Therefore, A 
DC characterization of a MOSFET transistor is required before designing the linear 
LNA. 
 
AV BV
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Fig. 2.7 Proper Biasing Points for Derivative Superposition Method 
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Fig. 2.8 3mg  Cancellation [14] 
As shown in Fig. 2.8, adding two transistors’ currents generates the sum total 
3mg  equal to zero. The size of AM  has to be 70% of BM  [14]. 
 
2.4.2 High Frequency Analysis 
 In a narrow band LNA, the Derivative Superposition method is frequently used 
for improving the linearity of a system. The compensated LNA is used in the 
conventional inductive source degeneration topology as shown in Fig. 2.9. 
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Fig. 2.9 Derivative Superposition Method with Inductive Source Degeneration 
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 The inductive source degeneration topology can be modeled as a feedback 
system. Thus, we have to consider 3mg  and 2mg  for IIP3 characterization. This can be 
done using volterra series. 
 
3
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Fig. 2.10 Small Signal Model for Derivative Superposition Method 
The LNA small signal model is shown in Fig. 2.10. The gate-drain parasitic 
capacitance is assumed to be negligible. LNA’s total transconductance, total first order 
derivative of mg , and total second order derivative of mg  are represented as 
32 ,, mmm ggg while amamma ggg 32 ,, and bmbmmb ggg 32 ,,  represent those of AM and BM  
respectively. This circuit can be considered a feedback system with a frequency 
dependant feedback loop. Therefore, the third order non-linear coefficient is also 
frequency dependant. From [14], we can obtain IIP3 equation (2-20). 
ε
ω
3
4
3
22
gssm CLgIIP =      (2-20)  
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where 
( )
s
gs
ings
s
m
m
m
L
C
ZCj
Lj
g
g
g
⋅+++
−=
ωωω
ε
22
2
1
3
2 2 2
3 .   (2-21) 
 
This result indicates that IIP3 is not only dependant on the total mg  and 3mg  but 
also on the total 2mg  and other variables including the source degeneration inductor, gsC , 
and the input impedance. Therefore, all variables mentioned above should be taken into 
account when choosing the size and bias point of the additional transistor operating in 
the sub-threshold region. 
The advantage of this method is the 3mg  cancellation. Because the additional 
transistor is working in the sub-threshold region, only a small amount of additional 
current is required. So, this method can improve IIP3 without significant power 
overhead. But, it has its own drawbacks. The input parasitic capacitance increases by at 
least 70% causing frequency response such as, S21 and Noise Figure, to be degraded. 
The LNA bandwidth also reduces significantly. Since the size of the additional transistor 
should be similar to that of the main transistor, these drawbacks are inevitable. 
Furthermore, this method is sensitive to process and temperature variations as shown in 
Fig. 2.11. SS means a Slow process and 100°C corner, TT means a Typical process and 
65°C corner, and FF means a Fast process and -25°C corner.  
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Fig. 2.11 DS Method Sensitivity to Process and Temperature Variations 
It is well known that the threshold voltage changes as process and temperature 
change. Since transistors are biased with constant voltages, operating regions of 
transistors changes when process and temperature change. This phenomenon makes the 
3mg  cancellation scheme very sensitive to these variations. Also, the 3mg  cancellation is 
only valid for small input signals. As shown in Fig. 2.11, the linear voltage region is 
narrow and determines how much power the Derivative Superposition method can 
handle. In previous works, the 3mg  cancellation method may be useful for signals under 
-25dBm input power. 
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2.5 Proposed Approach 
 In this section, the constant current biasing is examined to make the Derivative 
Superposition method more stable under the conditions with process and temperature 
variations. Also, the Derivative Superposition method using the triode region and the 
sub-threshold region transistors is introduced. 
 
2.5.1 Derivative Superposition Method with Constant Current Biasing 
The main issue in the previous scheme is that it is sensitive to PVT variations 
because the transistors are voltage biased. To resolve this, each transistor for the 
Derivative Superposition method should be biased with a constant current as shown in 
Fig. 2.12. mM  and SM  are biased such that mM  operates in the saturation region and 
SM  in the sub-threshold region. The constant current biasing is also applied to the 
cascode transistor, 1M .  
Because the constant current biasing tracks the threshold voltage variation caused 
by process and temperature variations, the sum of 3mg  of mM  and 3mg  of SM  does not 
vary significantly. Thus, this method improves the stability of the Derivative 
Superposition method over variations.  
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Fig. 2.12 Linearized LNA Core with Constant Current Biasing 
The plot at the top of Fig. 2.13 shows 3mg  for a single transistor as a function of 
the bias current with different corners and temperatures. Fast-Best (FF) stands for the 
Fast corner and -25 °C, Typical-Normal (TT) for the Typical corner and 65 °C, and 
Slow-Worst (SS) for the Slow corner and 100 °C.  
As we can see in Fig. 2.13, the 3mg  cancellation occurs at the certain bias current 
region for FF, TT, and SS cases. It is found that this “sweet region” covers all process 
corners and temperatures. Thus, the constant current biasing provides the robust 3mg  
cancellation over PVT variations. 
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Fig. 2.13 Robust Second Order Derivative of mg  Cancellation for Different Corners 
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Fig. 2.14 IIP3 (DC Analysis) 
Fig. 2.14 shows that the IIP3 performance at low frequencies. This graph is 
obtained using equation (2-9).  Fig. 2.14 indicates that the sweet region for high IIP3 
exists for all corners. Therefore, we can guarantee the linearity performance with the 
specific bias current. The best bias current can be obtained from different corner 
simulations as depicted in Fig. 2.13.  
 
 
Fig. 2.15 IIP3 and IM3 Power Reduction Simulation Result Comparison between 
Conventional and Linearized LNA 
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 Fig. 2.15 shows IIP3 and IM3 power simulation results for the LNA with the 
proposed linearization method shown in Fig. 2.12 and the LNA without the linearization 
method. When the linearization method is applied, IIP3 increases by 11dB and IM3 
power reduction reaches over 20dB until -25dBm power input. IM3 power reduction 
decreases as input power increases. For over -10dBm input power, the linearization 
method is no longer valid. This is because the mg  cancellation method only supports 
limited input power. In other words, if the input voltage is larger than the linear voltage 
region, IIP3 performance starts to degrade. As the input voltage increases, the IIP3 
degradation increases. 
 
2.5.2 Using Triode Region Transistor for Derivative Superposition Method 
The conventional Derivative Superposition method has three major drawbacks. 
Firstly, it is not stable under process and temperature variations. This problem has been 
solved in the previous section using the constant current biasing. Secondly, the size of 
auxiliary transistor should be as large as that of the main transistor. Thus, the LNA 
frequency response suffers from the doubled input capacitance. Lastly, the conventional 
Derivative Superposition method could provide 3mg  cancellation only for input power 
under -20dBm. This method does not work properly over -15dBm input power. 
To overcome the remaining problems, a novel Derivative Superposition method 
is introduced. The fundamental concept is similar to the previous method, but 
introduction of a triode region transistor prompts a more robust 3mg  cancellation.  
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Fig. 2.16 Positive 3mg  of Triode Region Transistor 
Fig. 2.16 shows the mg  and the 3mg  of a MOSFET transistor. As shown in the 
first plot of Fig. 2.16, the mg  reduces as a transistor goes into the triode region. If the 
gate-source voltage is further increased, the mg  reduction rate decreases because the 
transistor enters the deep triode region. Combining the positive 3mg  of the triode region 
transistor and the positive 3mg  of the sub-threshold region transistor, the negative 3mg  of 
the saturation region transistor can be cancelled out.  
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Fig. 2.17 Derivative Superposition Method with Triode Region Transistor 
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Fig. 2.17 shows the basic circuit implementation of this method. mM , tM , and 
sM  represent the saturation region, the triode region, and the sub-threshold region 
transistor respectively. Bias voltages for mM  and tM  are the same. sM  is biased in the 
sub-threshold region. The size and the bias point for mM  are determined by the LNA 
specification. mM  is usually biased such that its 3mg  is negative. Although the bias 
voltage of tM  is the same as that of mM , the cascode transistor 2bM  forces tM  to 
operate in the triode region. Usually, 3mg  of tM  is positive. This positive 3mg  value is 
relatively large permitting the use of a small sM  to make the total 3mg  equal to zero. On 
the other hand, 2bM  also has another function. A triode region transistor has a low 
output impedance. 2bM  protects tM  and provides a high impedance at the drain node of 
2bM . 
 
 
Fig. 2.18 3mg  of Transistors (
''
mmg – mM , 
''
mtg – tM , 
''
msg - sM ) and Operating Point (vs. 
Gate-Source Voltage) 
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Fig. 2.18 shows 3mg  of each transistor. The negative value of 
''
mmg  is canceled by 
the sum of ''mtg  and 
''
msg  which are positive values. The size and the operating point of 
tM  and sM  are adjusted such that the sum of 3mg  of tM  and sM cancel out 3mg  of 
mM . 
The total 3mg  is shown in Fig. 2.19. The cancellation method works for an input 
signal range over 200mV around the operating point. Considering that the previous 
Derivative Superposition method only works for the very narrow input range, less than 
50mV, this method can handle higher input signal power.  
Moreover, the conventional Derivative Superposition method requires that the 
size of sM  be more than 70% of the size of the main transistor. However, in the 
proposed approach, the sum of the sizes of tM  and sM  is about 40% of the size of the 
main transistor. Therefore, the additional transistors do not degrade the LNA frequency 
response. This is another benefit of this method. 
 
Method onCancellati
with gm Total     ''
''gm Original Total  
Fig. 2.19 Total Second Order Derivative of mg  (with and w/o Cancellation Technique) 
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Fig. 2.20 DC Characteristic IIP3 
Fig. 2.20 shows the IIP3 performance based on Fig. 2.19. It shows 200mV 
voltage range around the MOSFET operating point for over 14dBm IIP3. Compared to 
the previous method which provided 50mV voltage range for the same IIP3, the 
proposed method improves the input power handling capability of the LNA.  
 
2.5.3 Proposed Derivative Superposition Method with Constant Current Biasing 
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Fig. 2.21 Proposed Derivative Superposition Method with Constant Current Biasing  
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The proposed solution using constant current biasing circuitry is depicted in Fig. 
2.21. Biasing currents are selected to cancel 3mg  as much as possible and to 
simultaneously provide a wide linear voltage range to support the large input signal 
power. 1bM  and 2bM  are also biased with constant currents. By using this method, the 
bias voltages track process and temperature variations and provide robust 3mg  
cancellation.  
 
 
Fig. 2.22 IIP3 and IM3 Power Reduction Simulation Result Comparison between 
Conventional and Linearized LNA 
 
 Fig. 2.22 shows that the proposed linearization method is effective up to -10dBm 
input power. Compared to the result of Fig. 2.15 which provides linearization up to  
-20dBm, the proposed approach can handle 10dB higher input power. This is a 
significant improvement in terms of input power handling capability. 
 
 
 
 
 33
CHAPTER III 
A HIGHLY LINEAR BROADBAND LNA 
 
3.1 Design Considerations 
 Power Gain, Noise Figure and linearity are important for the design of a 
broadband LNA. The RF front-end system can be described as a cascade of blocks 
depicted in Fig. 3.1. 
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Fig. 3.1 Simplified RF front-end diagram 
The total Noise Figure is then expressed by the following equation. 
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where iG and iF  represent the power gain and the noise factor of the ith block 
respectively. The total IIP3 can be expressed with the following equation. 
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where 2 ,3 iIPA  is the power level representing the input intercept point. Then, IIP3 can be 
described as equation (3-3). 
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( )SiIPi RAIIP 2 ,3log103 =      (3-3)  
where SR  is the source impedance. 
According to equation (3-1), it is obvious that the first block should have a low 
Noise Figure to minimize total noise. The Noise Figure of the second block is divided by 
the power gain of the first block. The noise generated by the third block is divided by the 
product of the power gain of the first block and the second block, and so on. Therefore, a 
very low noise with a proper power gain is the first block requirement. 
Equation (3-2) indicates that the IIP3 of the last block is the most important 
factor in a highly linear system because the input signal power of the last block is 
usually amplified by the power gain of previous blocks. Thus, the last block must handle 
high power signals without distortion. However, the IIP3 of the first block remains 
important. In a broadband RF front-end system, the IIP3 of the first block is critical to 
the linearity performance of the whole receiver chain.  
For a narrowband LNA, a bandpass filter with a very narrow pass band 
eliminates interferers close to the main signal. Furthermore, an inductive source 
degeneration narrowband LNA itself performs like a filter. It is designed to amplify 
signals for a very small frequency range. Signals with other frequencies are filtered out. 
The input parasitic capacitance, gsC , and the source degeneration inductor, sL , have 
resonant frequency. The LC-tank at the drain node is designed to have the same resonant 
frequency [21]. sL gsC  network and the LC-tank at the drain node determine the quality 
factor of the filter. If the filtering is sharp enough to filter out interferers close to the 
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desired channel, the interferers do not interrupt the main signal recovery process. 
However, a broadband LNA should be highly linear to prevent image signal generation. 
If generated, image signals may fall into the main signal frequency range and act as 
interferers as shown in Fig. 1.4. 
 Thus, a broadband LNA should have very high IIP3 performance and a 
reasonable Noise Figure across all frequencies. Meanwhile, S11 should be kept below  
-10dB for the frequency band of interest. The LNA specifications are listed in Table 3-1. 
 
Table 3-1 Target Specifications for Highly Linear Broadband LNA 
Technology 65nm CMOS 
Power Supply 2.4 V 
Bandwidth > 5GHz 
Input Impedance 50 Ω  
IIP3 > 15dBm 
Gain > 10 dB 
Noise Figure (NF) < 4.5 dB 
S11 -10 dB 
 
3.2 Design of Highly Linear Broadband LNA 
 
3.2.1 Topology Selection 
For broadband applications, a broadband impedance matching is indispensible. 
To meet a wide frequency range impedance matching, the common-gate topology and 
the resistive feedback topology are usually preferred. The common-source topology with 
50Ω termination at the gate is not considered a solution because the termination resistor 
itself degrades the Noise Figure by 3dB. 
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3.2.1.1 Common-Gate Topology 
The simplified common-gate topology is depicted in Fig. 3.2 as well as its small 
signal model. 
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Fig. 3.2 Common-Gate Topology and Small Signal Model 
 1M  is a NMOS transistor, SR  is a source impedance, and DR  is a load resistor. 
1mg  is the transconductance of M1 and Or  is the output impedance of M1. SC  and DC  
represent the source node parasitic capacitance of 1M  and the drain node parasitic 
capacitance respectively. Using this model, the input impedance is 
⎟⎟⎠
⎞
⎜⎜⎝
⎛ +≅
11
11||1
mOm
DD
S
in grg
sCR
sC
Z .    (3-4)  
The DC voltage gain of the common-gate topology is 
( )OD
O
m rRr
gG ||11 ⎟⎟⎠
⎞
⎜⎜⎝
⎛ += .     (3-5)  
Equation (3-6) shows the location of the dominant pole. 
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( )[ ]SOmSODD RrgRrRCp ++≅ ||
1
1     (3-6)  
 Through consideration of the required voltage gain, the input impedance, and the 
3dB bandwidth, 1mg  and DR  have been obtained. These can be adjusted through 
simulations for 50Ω input impedance matching. This method provides a decent input 
impedance matching for the wide frequency range. However, the noise performance is 
the main drawback of this topology. From [22], the Noise Figure of the common-gate 
LNA is given in equation (3-7). 
⎟⎟⎠
⎞
⎜⎜⎝
⎛
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Rr
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where 
0
1
d
m
g
g=α  is the ratio of the transistor transconductance to the channel 
conductance at zero dsV  and γ  is the channel thermal noise coefficient which is in the 
range of 1 ~ 2. Assuming DO Rr >> , equation (3-7) can be simplified as 
⎟⎠
⎞⎜⎝
⎛+≈ α
γ1F .     (3-8)  
For long channel devices, αγ  is small. Typically, the Noise Figure is 3dB or 
higher. However, short channel devices in deep sub-micron technology, such as 65nm 
CMOS technology, have higher γ  causing the Noise Figure of the simple common-gate 
topology to be over 4.5dB without noise from bias circuits. If the noise of bias circuits is 
added, the Noise Figure for this topology can easily reach over 5dB. Because of the 
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limited Noise Figure performance, the common-gate topology is not selected as an LNA 
topology for this thesis. 
 
3.2.1.2 Resistive Feedback Topology 
The simplified resistive feedback topology and its low frequency small signal 
model are depicted in Fig. 3.3. 
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Fig. 3.3 Resistive Feedback Topology and Small Signal Model 
 1M  is an NMOS transistor, DR  is the load resistor, FR  is the feedback resistor, 
1mg  is the transconductance of M1, and Or  is the output impedance of M1. The negative 
feedback resistor provides the real impedance that can be used for input impedance 
matching. The feedback resistance is divided by the voltage gain of the amplifier to 
provide the input 50Ω impedance matching. This topology provides a wide bandwidth 
input impedance matching. Moreover, due to the local feedback provided by FR , this 
topology shows better linearity compared to the common-gate topology. The noise 
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performance mostly depends on the values of 1mg  and the feedback resistor. Thus, this 
topology is selected for a highly linear broadband LNA. 
 
3.2.2 Resistive Feedback Topology Analysis 
 In this section, characteristics of the resistive feedback topology are analyzed 
including a small signal model analysis, a frequency response, an input impedance 
matching, the Noise Figure calculation, and the volterra series analysis for linearity. 
 
3.2.2.1 Small Signal Model Analysis of the Resistive Feedback Topology 
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Fig. 3.4 Small Signal Model of Resistive Feedback Topology 
 A small signal model is depicted in Fig. 3.4 [23]. The source impedance SR , 
usually 50Ω, is added. The gate-source parasitic capacitance, gsC , the gate-drain 
parasitic capacitance, gdC , and the load capacitor, LC , are also included in the model for 
more accurate analysis. Assuming DO Rr >> , two equations can be derived using KCL. 
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( )( ) ( )LDoutmGgdFoutG sCgVgVsCgVV ++⋅=+− 1    (3-9)  
( ) ( )( )gdFoutGgsGSGin sCgVVsCVgVV +−+⋅=−    (3-10)  
where GV  represents the voltage at the gate node. From the previous two equations, the 
small signal gain can be obtained as equation (3-11). 
( )
CBsAs
sCggg
V
V gdmFS
in
out
++
+−= 2 1      (3-11)  
where LgdLgsgdgs CCCCCCA ++= ,  
( ) ( ) ( )FSLDFgsDmSgd ggCggCgggCB ++++++= 1 , ( )SDmFDS ggggggC +++= 1 . 
 
3.2.2.2 Frequency Response 
 From equation (3-11), the DC gain can be obtained by setting 0=s . 
( )
( )SDmFDS
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Assuming that 11 >>Fm Rg , we can rewrite this equation as 
( )
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From equation (3-11), this system consists of two poles and one zero. We can 
find the first pole from equation (3-11), which determines the -3dB bandwidth. Although 
all coefficients in the denominator of equation (3-11) seem significant, the second order 
coefficient, LgdLgsgdgs CCCCCC ++ , is much smaller than the first order coefficient, 
( ) ( ) ( )FSLDFgsDmSgd ggCggCgggC ++++++ 1 , and the zero order coefficient 
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( )SDmFDS gggggg +++ 1 . This is because the parasitic capacitance and the load 
capacitor are order of 1215 10~10 −−  while transconductance, such as FDmS gggg ,,, 1 , is 
order of 310− . Because the second order term can be ignored, we can assume that the 
second pole is far enough away from the first pole that its existence is negligible. The 
first pole is given as  
( )
( ) ( ) ( )FSLDFgsDmSgd
SDmFDS
p ggCggCgggC
gggggg
++++++
+++=
1
1
1ω .  (3-14)  
 
3.2.2.3 Input Impedance Matching 
The low frequency input impedance can be calculated using the model in Fig. 3.5. 
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Fig. 3.5 Small Signal Model for Input Impedance 
Using KCL, equation (3-15) can be obtained. 
( ) )(1 DODmininFDin ggVgVIgVV ++==−    (3-15)  
From, equation (3-15), inR  can be calculated. 
( ) FDmO
DFO
F
DFO
mFin
in
in gggg
ggg
g
ggg
ggI
VR ++
++=
⎟⎟⎠
⎞
⎜⎜⎝
⎛
++
−−
==
111
1   (3-16)  
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Assuming ODm ggg ,1 >> ,  
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Equation (3-17) represents the low frequency input impedance. The high frequency input 
impedance can be obtained considering gsC  and dsC . 
gs
inin sC
RZ 1=                (3-18)  
Therefore, using FR  and DR  and the given 1mg , the input impedance can be controlled. 
 
3.2.2.4 Noise Analysis 
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Fig. 3.6 Noise Model 
If the gate noise is ignored, the amplifier’s noise model can be described as 
shown in Fig. 3.6. Using the superposition theory, all output noise voltages are added. 
The total output noise voltage can be referred to the input by dividing it by the voltage 
gain. In the following analysis, DO Rr >>  is assumed. 
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From 1M , the noise current 1
2
1, 4 mMn gkTI γ=  generates the output noise voltage. 
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From DR , the noise voltage DRn kTRV D 4
2
, =  generates the output noise voltage. 
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From FR , the noise voltage FRn kTRV F 4
2
, =  generates the output noise voltage. 
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Thus, the total output noise voltage becomes 
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The output noise voltage can be referred to the input by dividing it by voltage 
gain which was obtained in equation (3-13). The source resistor noise voltage 
SRn kTRV S 4
2
, =  is also included. Thus, the total input referred noise voltage is described 
as 
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where 11 >>Sm Rg . 
From equation (3-24), the Noise Factor can be obtained as 
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where SF RR >> . 
Equation (3-25) indicates that the Noise Factor is a strong function of 1mg , FR , 
and γ . For the low noise application, both 1mg  and FR  should be increased. However, 
the value of 1mg  is limited by the power consumption specification and the supply 
voltage. The value of FR  is limited by the input impedance matching condition which is 
also related to DR  and the supply voltage limitation. Usually, short channel devices have 
higher γ  value than long channel devices. Scaling down to the deep sub-micron 
technologies would provide a wider bandwidth at the cost of the noise performance 
degradation. 
 
3.2.2.5 Linearity of Resistive Feedback Topology 
The linearity of the resistive feedback topology is analyzed using the volterra 
series. Fig. 3.7 describes the small signal model for the volterra series analysis 
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Fig. 3.7 Small Signal Model for Volterra Series Analysis 
Through [24] and consideration of the non-linearity of mg , )( gsd vi  can be described as 
3
3
2
21)( gsgsgsgsd vgvgvgvi ⋅+⋅+⋅=     (3-26)  
where 1g , 2g , and 3g  represent mg , the first order derivative of mg , and the second 
order derivative of mg  respectively. Similarly, )( xgs vv , and )( xout vi  can be described in 
the following equations. 
3
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where operator o  represents the volterra operation which has different magnitudes and 
phases for different frequencies. For example, )()()( sHsHAsHA ∠⋅⋅=o . 
The non-linear currents can be explained by using KCL at the output node. 
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Then, )(1 sC  and ),,( 3213 sssC  can be found by the equations below. 
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Using KCL at the gate node and at the output node, )(1 sA , ),( 212 ssA , and ),,( 3213 sssA  
can be obtained. 
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where { }),()(),()(),()(
3
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Since the input consists of two tones very close to each other for the intermodulation 
distortion test, sss ba ≈≈ , 0≈Δ=− sss ab are assumed. Then,  
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IIP3 can be described as  
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If we change this value to IIP3, 
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where 
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⋅⋅++=  , ))(( 1 asZℜ  represents the real part of 
the source impedance, usually 50Ω, and { } 322 )2()(23
2)2,( gssgss −+Δ⋅⋅=Δ κκε . 
Equation (3-41) indicates that )2,( ssΔε  should be minimized for high IIP3. To 
minimize )2,( ssΔε , not only 3g  but also 2g  and function )(sκ  should be considered. 
That is, the second order derivative of transconductance and the first order derivative of 
transconductance need to be selected properly to minimize )2,( ssΔε . In the case of a 
feedback system, the first order derivative of mg  also plays a role in determining IIP3. 
Each feedback system has its own )(sκ  which is determined through the feedback 
circuitry. Since designing )2,( ssΔε  equal to zero is hard to achieve, it is usually 
optimized through simulations. 
 
3.2.3 Design Procedure for Linearized Resistive Feedback Broadband LNA 
 We can design the linearized resistive feedback LNA from the equations of the 
typical resistive feedback LNA. The required specifications are given in Table 3-2. 
Three specifications, the Noise Figure, the input impedance matching, and the voltage 
gain, are used for designing the LNA.  
 
Table 3-2 Specifications for Highly Linear Broadband LNA 
Gain > 10 dB 
Noise Figure (NF) < 4 dB 
S11 -10 dB 
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From the three equations given below, we can calculate proper mg , DR , and FR  with 
the condition that Ω= 50SR . γ  can be assumed to be 3 for the worst case. 
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Solving the equations, we can obtain  
VmAgm /80= , Ω= 350FR , Ω= 100DR  
The selection of parameters is also limited by the supply voltage. In this case, the 
target supply voltage is 2.4V. Given mg , the current for the main transistor is decided 
based on the constant current method introduced in section 2.4. Then, two additional 
transistors, one of which is working in the triode region and the other in the sub-
threshold region, are attached to cancel the second order derivative of mg . Because IIP3 
is a function of the second order derivative of mg  and the first derivative of mg , high 
IIP3 can be obtained from simulations on top of the initial design providing the best 
current combination for the main transistor, the triode region transistor, and the sub-
threshold region transistor. The bandwidth of the LNA is also a major issue in the design. 
100fF load capacitor is attached to emulate the parasitic capacitance of the next stage. 
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Although a minimum channel length device, 65nm, is available to use, the 
channel length is chosen as 280nm to sustain high voltages between terminals of 
transistors. This is because the LNA can be highly linear only with large DSV  voltage. 
The linearization method shown in Chapter II linearizes mg  and the small signal current 
generated by the main transsitor as shown in Fig. 3.8. 
 
VDD
VOUT
VIN
gm aci
DR
FR
Vdrain
bV
3M
 
Fig. 3.8 Conceptual Diagram for Linearization 
However, what is finally measured is the voltage swing at the VOUT node and 
the linearity of the voltage swing is determined by both mg  and outR  where outR  is the 
output impedance at the VOUT node. This means that not only mg , but also outR  should 
be linear. Since the cascode device, 3M , provides the large output impedance, the output 
impedance at the VOUT node is mainly determined by DR  and FR  which are passive 
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and linear. However, if the drain voltage of the cascode transistor drops, the cascode 
impedance becomes smaller. Since the cascode impedance is small and non-linear, the 
total impedance at the VOUT node becomes non-linear. Consequently, the non-linear 
output impedance generates the non-linear output voltage swing. Thus, keeping the drain 
voltage of 3M  high enough to provide the large impedance is also important. Without 
using an inductor, the only way to keep the drain voltage of 3M  high enough is using the 
high supply voltage.  
 
3.3 The Entire LNA Circuit 
VDD VDD
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2bC
2biasR
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1biasR
SRinv
FC
FR
1C
bC1
DR
1bV 2bV
1M 2M
LC
mM t
M sM
 
Fig. 3.9 The Entire LNA Circuit 
The entire LNA circuit is shown in Fig. 3.9. All transistors are biased with the 
constant currents. The main transistor, mM , works in the saturation region while tM  and 
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sM  work in the triode region and in the sub-threshold region respectively. The high 
frequency capacitors, such as FC , bC1 , 1bC , and 2bC , are chosen as 10pF while the 
value of the load capacitor, LC , is set to 100fF. Table 3-3 shows other design parameters. 
2M  is biased such that tM  works in the triode region. This biasing circuit is not shown 
in Fig. 3.9. Values of FR  and DR  are adjusted by simulations for better linearity 
performance. 
 
Table 3-3 Design Parameters 
Technology 65nm CMOS Process 
Supply Voltage 2.4V 
mM  12(5x3um/0.28um) 
1M  16(5x3um/0.28um) 
tM  2(4x3um/0.28um) 
2M  2(3um/0.28um) 
sM  2(8x3um/0.28um) 
DR  75Ω 
FR  320Ω 
LC  100fF 
FC , bC1 , 1bC , 2bC  10pF 
1dcI  10.8mA 
tMdc
I _  1mA 
2dcI  0.1mA 
 
All simulation results are presented in Chapter IV. 
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CHAPTER IV 
SIMULATION RESULT 
 
 In this chapter, the simulation results of the resistive feedback broadband LNA 
are presented. The LNA was designed in 65nm CMOS technology. This chapter includes 
the LNA performance in normal case, the Typical process and 65°C. Then, the 
comparison between the conventional and linearized LNA is shown for the three 
corners: the Typical process and 65°C, Slow process and 100°C, and Fast process and -
25°C. The simulation results for process, supply voltage, and temperature variations are 
also shown in this chapter. Lastly, the Monte Carlo simulation results are presented. 
 
4.1 LNA Simulation Results 
 S-parameters are used for the simulations to find the power gain (S21), the input 
impedance matching (S11), and the Noise Figure (NF). The source impedance is 
assumed to be 50Ω. Through the two tone test simulation, IIP3 performance is measured. 
The center frequency is set to 1GHz and two tones at 1GHz and 1.005GHz .  
 Fig. 4.1 shows the S11 simulation result for the designed resistive feedback 
broadband LNA. S11 of -10dB is obtained for a wide frequency range. Above 2GHz, 
S11 is degraded mainly because the power gain of the designed amplifier decreases after 
2GHz. 
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Fig. 4.1 S11 Simulation Result 
 Fig. 4.2 shows the S21 simulation result. The power gain of the designed 
amplifier is around 10dB at low frequencies. The power gain decreases after 2GHz. 
 
 
Fig. 4.2 S21 Simulation Result 
 Fig. 4.3 shows the Noise Figure simulation result. The Noise Figure of 4.6dB is 
obtained up to 1GHz. Again, degradation starts to occur after 2GHz where the power 
gain starts to decrease. 
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Fig. 4.3 Noise Figure Simulation Result 
Fig. 4.4 shows the IIP3 simulation result of the designed amplifier. With the help 
of the linearization method, the IIP3 performance showed 19.2dBm. 
 
 
Fig. 4.4 IIP3 Simulation Result 
 Table 4-1 shows the summary of LNA performance. The simulation results of 
S11, S21, and NF are similar to the specifications provided in Table 3-1. IIP3 is around 
19.2 dBm which is 4 dB higher than the original specification.  
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Table 4-1 LNA Performance@1GHz 
Parameter Performance 
S11 -10.2 dB 
S21 9.77 dB 
NF 4.63 dB 
IIP3 19.183 dBm 
 
4.2 Simulation Results Comparison between Conventional and Linearized LNA 
 In this section, the simulation results of the conventional LNA and the linearized 
LNA are compared for three corners: the Typical process and 65°C, Slow process and 
100°C, and Fast process and -25°C. 
 Fig. 4.5 presents the S11 simulation result comparison between the convnetional 
and the linearized LNA for three corners. Fig. 4.5 (a), (b), and (c) represent the S11 
simulation results for the Typical process and 65°C, Slow process and 100°C , and Fast 
process and -25°C respectively. The “Original S11” and “Compensated S11” in all 
graphs represent the S11 simulation result for the conventional and the linearized LNA 
respectively.  
Although the “Compensated S11” seems to indicate better input impedance 
matching at low frequencies for three corners, the linearization method does not improve 
it. Rather, input impedance matching is a matter of optimization. If optimized, the 
“Original S11” and “Compensated S11” should show similar results at low frequencies. 
At high frequencies, “Compensated S11” degrades more quickly since the linearized 
LNA’s dominant pole is closer than the conventional LNA. As we can see, the absolute 
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values of S11 can be different from one corner to the other since the transconductance of 
the transistor can change. 
 
 
(a) Typical process and 65°C                           (b) Slow process and 100°C 
 
(c) Fast process and -25°C 
Fig. 4.5 S11 Comparison between Conventional Linearized LNA 
 Fig. 4.6 shows the S21 simulation result comparison between the conventional 
and the linearized LNA for three corners. Fig. 4.6 (a), (b), and (c) represent the S21 
simulation result for the Typical process and 65°C, Slow process and 100°C , and Fast 
 58
process and -25°C respectively. The “Original S21” and “Compensated S21” represent 
the S21 simulation result for the conventional and the linearized LNA respectively. 
 
 
(a) Typical process and 65°C                           (b) Slow process and 100°C 
 
(c) Fast process and -25°C 
Fig. 4.6 S21 Comparison between Conventional and Linearized LNA 
 At low frequencies, the “Compensated S21” shows larger S21. The power gain 
of the linearized LNA is larger than the power gain of the conventional LNA because the 
total mg  of the linearized LNA is larger than that of the conventional LNA. The total 
mg  of the linearized LNA is larger because the additional transistors’ mg s are added to 
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the main transistor’s mg . Although the additional transistors cancel the second order 
derivative of mg  of the main transistor, their mg s are added to the main transistor’s mg . 
Since the dominant pole of the linearized LNA is closer to the origin due to the increased 
input parasitic capacitance, the “Compensated S21” decreases earlier. 
The overall trend of S21 for the Slow process and 100°C corner is similar to the 
Typical process and 65°C corner. Since the transistor’s transconductance decreases for 
the Slow process and 100°C corner, the power gains of the conventional and the 
linearized LNA degrade. On the contrary, since the transistor’s transconductance 
increases for the Fast process and -25°C corner, the power gains of the conventional and 
the linearized LNA increase. 
Fig. 4.7 shows the NF simulation result comparison between the conventional 
and the linearized LNA for three corners. Fig. 4.7 (a), (b), and (c) represent the NF 
simulation result for the Typical process and 65°C, Slow process and 100°C , and Fast 
process and -25°C respectively. The “Original NF” and “Compensated NF” represent the 
NF simulation results for the conventional and the linearized LNA respectively. 
The “Compensated NF” shows better performance at low frequencies due to the 
increased mg . However, the “Compensated NF” degrades earlier than the “Original NF” 
and shows worse performance at high frequencies due to the increased input parasitic 
capacitance. 
The absolute values of the “Original NF” and “Compensated NF” for the Slow 
process and 100°C are higher than the Typical process and 65°C corner case because the 
total mg  decreases for the Slow process and high temperatures. On the contrary, since 
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the total mg  increases for the Fast process and -25°C corner, the “Original NF” and 
“Compensated NF” show low Noise Figure performance under this condition. 
 
 
(a) Typical process and 65°C                           (b) Slow process and 100°C 
 
(c) Fast process and -25°C 
Fig. 4.7 NF Comparison between Conventional and Linearized LNA 
Fig. 4.8 shows the IIP3 simulation result comparison between the conventional 
and the linearized LNA for three corners. Fig. 4.8 (a), (b), and (c) represent the IIP3 
simulation result for the Typical process and 65°C, Slow process and 100°C , and Fast 
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process and -25°C respectively. The “Original IIP3” and “Compensated IIP3” represent 
the IIP3 simulation results for the conventional and the linearized LNA respectively. 
 
 
(a) Typical process and 65°C                           (b) Slow process and 100°C 
 
(c) Fast process and -25°C 
 Fig. 4.8 IIP3 Comparison between Conventional and Linearized LNA 
The “Compensated IIP3” shows around 10dB higher IIP3 than the “Original 
IIP3” for the Typical process and 65°C corner. For the Slow process and 100°C corner 
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and Fast process and -25°C corner, 7dB and 6dB IIP3 improvement are obtained due to 
the proposed linearization method. 
 
 
(a) Typical process and 65°C                           (b) Slow process and 100°C 
 
(c) Fast process and -25°C 
Fig. 4.9 IM3 Power Reduction Due to the Linearization Method 
Fig. 4.9 shows the IM3 power reduction for three corners. Fig. 4.8 (a), (b), and 
(c) represent the IM3 power reduction for the Typical process and 65°C, Slow process 
and 100°C , and Fast process and -25°C respectively. Fig. 4.9 (a) shows that the IM3 
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power is reduced to approximately 20dB, up to -20dBm power input, as a result of the 
proposed linearization method. Over 12dB of IM3 power reductions are obtained for the 
Slow process and 100°C corner and Fast process and -25°C corner with -20dBm power 
input.  
IM3 power is reduced by at least 10dB even with -15dBm power input for all 
three corners. Comparatively the proposed Derivative Superposition method can handle 
10dB higher input power than the conventional Derivative Superposition method, which 
can only operate up to -25dBm input power.  
 
Table 4-2 Simulation Result Comparison for Three Corners 
Typical process and 65°C Original LNA Linearized LNA 
S11@1GHz (dB) -9.6 -10.2 
S21 (dB) 9.34 9.77 
NF (dB) 4.7 4.63 
IIP3 (dBm) 9.43 19.18 
1 dB Compression point (dBm) -7.588 -7.185 
Slow process and 100°C   
S11@1GHz (dB) -8.6 -9.1 
S21 (dB) 8.47 8.9 
NF (dB) 5.5 5.4 
IIP3 (dBm) 10.2258 17.1392 
1 dB Compression point (dBm) -7.244 -6.8677 
Fast process and -25°C   
S11@1GHz (dB) -12.1 -12.9 
S21 (dB) 11.08 11.47 
NF (dB) 3.14 3.11 
IIP3 (dBm) 8.7807 14.3811 
1 dB Compression point (dBm) -8.07882 -7.75433 
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Table 4-2 summarizes the simulation results for three corners: the Typical 
process and 65°C, Slow process and 100°C, and Fast process and -25°C. Interestingly, 
the 1dB compression point does not change whether the LNA is linearzied or not. This is 
because the proposed linearization method is effective for the input power level up to -
15dBm. As we can see in Fig. 4.8, for over -15dBm input power, the third 
intermodulation distortion power of the linearized LNA increases rapidly not following 
the ideal curve of the third intermodulation distortion power. Thus, the 1dB compression 
point does not change drastically. 
 
4.3 PVT Variation Simulation Result 
 In this section, the robustness of the proposed linearization method is tested for 
different processes, temperatures, and supply voltages. 
 
4.3.1 Temperature Variation with Different Processes 
 Fig. 4.10 presents the S11 simulation results for different corners and 
temperatures. In this simulation, temperature is changed from -25 to 100°C for all three 
processes to find the S11 trend. The “Slow S11”, “Typical S11”, and “Fast S11” 
represent the S11 simulation result for each process with the temperature change. 
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Fig. 4.10 S11 Simulation Results for Three Corners with Temperature Change 
Fig. 4.10 shows that S11 degrades at high temperature. As temperature increases, 
the transistor’s mg  decreases. Consequently, the input impedance can change. Since the 
input impedance of the designed LNA is set to 50Ω, S11 can degrade with an increase in 
temperature.  
 
 
Fig. 4.11 S21 Simulation Results for Three Corners with Temperature Change 
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Fig. 4.11 presents the S21 simulation results for different corners and 
temperatures. In this simulation, temperature is changed from -25 to 100°C for all three 
processes to find the S21 trend. The “Slow S21”, “Typical S21”, and “Fast S21” 
represent the S21 simulation result for each process with the temperature change. From 
the figure, a large S21 can be obtained under the Fast process and low temperatures 
condition since the transistor’s mg  increases under this condition. 
Fig. 4.12 presents the NF simulation results for different corners and 
temperatures. In this simulation, temperature is changed from -25 to 100°C for all three 
processes to find the NF trend. The “Slow NF”, “Typical NF”, and “Fast NF” represent 
the NF simulation result for each process with the temperature change. A low NF can be 
obtained under the Fast process and low temperatures condition since the transistor’s mg  
increases under this condition. 
 
 
Fig. 4.12 NF Simulation Results for Three Corners with Temperature Change 
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Fig. 4.13 IIP3 Simulation Results of Conventional and Linearized LNA  
for Three Corners with Temperature Change 
 Fig. 4.13 shows the IIP3 simulation results of the conventional and the linearized 
LNA for all processes and temperatures. In the above figure, “Slow IIP3”, “Typical 
IIP3”, and “Fast IIP3” represent IIP3 simulation result of the linearized LNA for each 
corner with the temperature change. “Slow IIP3 (X)”, “Typical IIP3 (X)”, and “Fast IIP3 
(X)” represent IIP3 simulation results of the conventional LNA for each corner with the 
temperature change. This graph clearly shows that IIP3 is improved with the proposed 
linearization method for all processes and temperatures. 
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4.3.2 Supply Voltage Variation with Different Processes 
Fig. 4.14 shows the S11 simulation result for the Typical and 65°C corner with 
the supply voltage change from 2.2V to 2.6V. S11 does not change drastically. S11 is 
dependent on the transconductance of the transistor and it rarely changes with the supply 
voltage change. The S11 simulations for other corners show similar results. 
 
 
Fig. 4.14 S11 Simulation Result with Supply Voltage Change 
Fig. 4.15 shows the S21 simulation result for the Typical and 65°C corner with 
the supply voltage change from 2.2V to 2.6V. S21 does not change drastically since the 
transconductance of the transistor does not change for different supply voltages. The S21 
simulations for other corners show similar results. 
 
 
Fig. 4.15 S21 Simulation Result with Supply Voltage Change 
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Fig. 4.16 shows the NF simulation result for the Typical and 65°C corner with 
the supply voltage change from 2.2V to 2.6V. Because the transconductance does not 
change, the NF simulation result remains the same. The NF simulations for other corners 
show similar results. 
 
 
Fig. 4.16 NF Simulation Result with Supply Voltage Change 
 
 
Fig. 4.17 IIP3 Simulation Result for Three Processes with Supply Voltage Change 
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Fig. 4.17 presents the IIP3 simulation results for the Slow, Typical, and Fast 
processes with the supply voltage change from 2.2V to 2.6V. The graph shows that IIP3 
degrades at the low supply voltage. If the supply voltage drops, the drain node voltage of 
the cascode transistor also drops. This directly reduces the impedance generated by the 
cascode transistor and the main transistor. Then, the overall impedance at the output 
node is no longer dominated by the linear load impedance. As a result, the overall output 
impedance is determined by both the linear load impedance and the highly non-linear 
transistor output impedance. Although the overall transconductance is linear, the output 
voltage can be non-linear if the output impedance is non-linear. IIP3 becomes worse 
with the reduced supply voltage, below 2.3V.  
 
4.4 Monte Carlo Simulation Result 
 The Monte Carlo simulations are performed to check the stability against the 
process variation and the mismatch of MOSFETs. The threshold voltage and the 
mobility of MOSFETs are assumed to be varied up to 15% from the mean value. All S-
parameters are measured at 1GHz. This simulation is performed for the Typical process 
and 65°C corner. All results are obtained with two hundred simulations. 
 Fig. 4.18 shows the Monte Carlo simulation for S11. The mean value of -10.6dB 
and the standard deviation of around 0.117 are obtained. All simulation results are under 
-10dB. S11 does not vary drastically with the mismatch because it is more dependent on 
the absolute value of the transconductance. 
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Fig. 4.18 S11 Monte Carlo Simulation Result 
Fig. 4.19 shows the Monte Carlo simulation for S21. The mean value of 10.15dB 
and the standard deviation of around 0.08 are obtained. Similar to the S11 simulation 
result, S21 does not vary drastically with the mismatch. 
 
 
Fig. 4.19 S21 Monte Carlo Simulation Result 
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Fig. 4.20 shows the Monte Carlo simulation for NF. The mean value of 4.4dB 
and the standard deviation of around 0.04 are obtained. NF ranges from 4.3dB to 4.6dB. 
NF also does not vary drastically with the mismatch. 
 
 
Fig. 4.20 NF Monte Carlo Simulation Result 
  
 
Fig. 4.21 IIP3 Monte Carlo Simulation Result 
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 The IIP3 simulation result is presented in Fig. 4.21. Different from other 
simulation results, the IIP3 simulation does not show the center-oriented graph. Rather, 
it can decrease to 10dBm which is 7.5dB below the mean value. Considering that the 
initial IIP3 simulation value is 19dBm for the Typical process and 65°C corner, IIP3 
tends to be worse with mismatches. In other words, the IIP3 performance is more 
sensitive to mismatches. Nevertheless, around 90% of simulation results are over 14dBm, 
which is still 4dB higher than the best case IIP3 without the linearization method. 
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CHAPTER V 
CONCLUSIONS 
 
In this thesis, a non-linear system is analyzed and the non-linear characteristic of 
a MOSFET is discussed, followed by the linearization methods, such as feedback and 
the Derivative Superposition method. A novel linearization methods, such as the 
constant current biasing and the Derivative Superposition method using the triode region 
transistor, are also introduced.  
A highly linear broadband LNA is designed and implemented using the proposed 
linearization method in 65nm CMOS technology. A resistive feedback topology is 
chosen for the LNA implementation. Its characteristics are analyzed including the 
frequency response, the input impedance matching and the Noise Figure. The volterra 
series analysis is included for IIP3 analysis at high frequencies with the feedback system. 
The input stage of the LNA is linearized using the proposed Derivative Superposition 
method and the constant current biasing. We obtained S21 of 9.77 dB with the 3dB 
bandwidth of 8 GHz. The Noise Figure shows 4.63 dB and IIP3 shows 19.18 dBm. IM3 
powers are also described for an accurate comparison of the different power inputs. The 
IM3 power is reduced at least 9dB for up to -15dBm power input. This improvement is 
obtained with the cost of an additional 2% power consumption and 10% bandwidth 
degradation. 
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